APPLICATION NO.: 10/799,047 ATTORNEY DOCKET NO.: 10031197-1 Page 2 of 8

CLAIMS

The following listing of claims replaces all prior versions and listings of claims in the above-referenced application:

- Currently amended) A system comprising:
- shared system registers, each register including one or more bits defining an
- 3 access protocol, and one or more bits representing data; and
- N processors, N≥2, where N is an integer, each accessing the shared system
 - registers, wherein said one or more bits defining the access protocol include one or
- 6 more bits that define a register access type for each N processors.
 - (Canceled)

5

- 3. (Currently amended) A system, as defined in claim 2 1, the
- 2 register access type being selected from a group that includes READ, READ/CLEAR,
- 3 READ/SET, and READ/WRITE.
- 4. (Previously presented) A system, as defined in claim 3, further
- 2 comprising at least one programmable configuration register operative to encode and
- 3 store said one or more bits defining the access protocol, each of said at least one
- 4 programmable configuration register corresponding to one of the shared system
- registers.

3

- (Currently amended) A system, as defined in claim 4, wherein:
- 2 each programmable configuration register consisting consists of N*2 bits; and
 - the configurable register access types are encoded into 2 bits.
- 6. (Currently amended) A system, as defined in claim 3, the access
- 2 protocol encoded and provided as input signals to the a hardware design.

Page 3 of 8

 (Currently amended) A system, as defined in claim 3, the access protocol encoded and selected as a build-time option in the <u>a</u> hardware design source code.

- 8. (Original) A system, as defined in claim 3, the access protocol further including an arbitration priority.
- 9. (Currently amended) A system, as defined in claim 8, comprising programmable configuration registers operative to encode and store the access protocol, each programmable configuration register corresponding to one of the shared system registers.
 - 10. (Currently amended) A system, as defined in claim 9, wherein:

2 N is 2; and

3

- acach programmable <u>configuration</u> register <u>including includes</u> 5-bits, 2 bits represent the access type of one of the two processors, 2 bits represent the access type
- of the other of the two processors, and 1 bit represents the arbitration priority.
- 11. (Currently amended) A system, as defined in claim 9, wherein:

N*(2+ceiling(log₂N)) bits; and

the access protocol including the four access types are encoded into 2 bits per processor and the arbitration priority encoded into ceiling(log₂N) bits.

programmable configuration register registers consists of

- 12. (Currently amended) A system, as defined in claim 8, the access protocol encoded and selected as a build-time option in the <u>a</u> hardware design source code.
- 13. (Currently amended) A system, as defined in claim 8, the access protocol encoded and provided as input signals to the a hardware design.